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Low-complexity Architecture for AR(1) Inference
A. Borges Jr.∗ R. J. Cintra† D. F. G. Coelho‡ V. S. Dimitrov§
Abstract
In this Letter, we propose a low-complexity estimator for the correlation coefficient based on the signed AR(1)
process. The introduced approximation is suitable for implementation in low-power hardware architectures. Monte
Carlo simulations reveal that the proposed estimator performs comparably to the competing methods in literature
with maximum error in order of 10−2. However, the hardware implementation of the introduced method presents
considerable advantages in several relevant metrics, offering more than 95% reduction in dynamic power and
doubling the maximum operating frequency when compared to the reference method.
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1 Introduction
Due to the raising demand for digital signal processing (DSP) systems capable of operating at low power and low
complexity, approximate methods have been considered for image processing [5,7]. In particular, several approximate
discrete transforms have been recently proposed [6,14,18] for image compression, where pixel data often stems from
natural images and are modeled according to the first order autoregressive (AR(1)) process [12]. The AR(1) model
depends only on a single parameter, the correlation coefficient ρ, whose identification determines the suitable DSP
tools for data analysis [3,11]. In particular, image sensor networks and mobile computing systems may benefit from
low-complexity fundamental DSP building blocks [2]. In this Letter, we aim at the derivation of a low-complexity
algorithm for the estimation of ρ targeting its implementation on embedded, low-power devices.
2 AR(1) Processes
A real-valued, discrete-time, wide-sense stationary stochastic process {Xn, n = 1, 2, . . .} with null mean and finite
variance is said to be an AR(1) process if
Xn = ρ Xn−1 +Wn, (1)
where |ρ| < 1 and Wn is a white noise process independent of Xn. If the joint distribution of any finite set of
samples from (1) is Gaussian, then we say that Xn is a Gaussian AR(1) process. Assuming stationarity of Xn, its
autocorrelation function is given by cor(Xn, Xm) = ρ
|n−m|, which depends solely on ρ. The traditional estimator
for ρ is given by [9, p. 77]:
ρˆN =
∑
N
n=2XnXn−1∑
N
n=1X
2
n
. (2)
Hereafter we refer to the above statistic as the autocorrelation function (ACF) estimator [9].
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3 Signed AR(1) Processes
A binary threshold process derived from Xn is defined according to Sn = I(Xn > 0), where I(·) equals 1 if its
argument is true and 0 otherwise. We refer to Sn as the signed AR(1) process. The following theorem proposed by
Kedem [10] relates ρ to the stochastic structure of Sn.
Theorem 1 If Xn is a Gaussian AR(1) process, then the signed AR(1) Sn is a Markov chain over states {0, 1}
with symmetric transition probabilities matrix. Let λ be the probability of remaining at the same state. Then the
correlation coefficient ρ is given by
ρ(λ) = cos
(
pi(1− λ)
)
. (3)
The unbiased maximum likelihood estimator (MLE) of λ is based on S1, S2, . . . , SN and is given by
λˆN =
1
N − 1
N∑
n=2
I(Sn = Sn−1). (4)
Invoking the Invariance Principle [4], the MLE for ρ is derived from (3) and is given by ρ(λˆN). We refer to it as the
Kedem estimator.
4 Approximate Estimation
A low-complexity estimator for ρ can be derived by means of approximating the function ρ(λ) in (3). By using global
and convex optimization [8, 13], we obtain the optimal 5-interval piecewise linear approximation for ρ(λ) in (3),
furnishing the following proposed low-complexity estimator:
ρ˜(λ) =


−1.01 + 0.64λ, if λ ∈ [0.00, 0.14),
−1.20 + 1.97λ, if λ ∈ [0.14, 0.30),
−1.51 + 3.02λ, if λ ∈ [0.30, 0.70),
−0.77 + 1.97λ, if λ ∈ [0.70, 0.86),
0.37 + 0.64λ, if λ ∈ [0.86, 1.00).
(5)
The absolute error satisfies: |ρ˜(λ)− ρ(λ)| < 1.4 · 10−2. The proposed approximate estimator is therefore ρ˜(λˆN).
5 Simulations
A Monte Carlo simulation with R = 1000 replicates of the AR(1) process of length N = 512 was used to assess
behavior of the proposed estimator in comparison with the ACF estimator. The selected values of ρ were ρ ∈ [−1, 1]
in steps of 4 · 10−2. The power of the additive white noise in (1) was adjusted such that 90% of its realizations are
within [−1, 1], resulting in Wn ∼ N (0, 0.61). In order to quantify the performance of the proposed low complexity
estimator compared to the ACF estimator in (2), we computed ρˆ
(r)
N
− ρ, ρ(r)(λˆN) − ρ, and ρ˜
(r)
N
(λˆN) − ρ for each
replicate r = 0, 1, . . . , R− 1, where ρˆ(r)
N
, ρ(r)(λˆN ), and ρ˜
(r)(λˆN ) are the estimates of ρ according to the ACF, Kedem,
and the proposed estimators for each replicate r, respectively. Fig. 1 displays values of err(ρˆN) =
∑
R
r=1(ρˆ
(r)
N
− ρ)/R,
err(ρ(λˆN)) =
∑
R
r=1(ρ
(r)(λˆN)−ρ)/R, and err(ρ˜(λˆN)) =
∑
R
r=1(ρ˜
(r)(λˆN )−ρ)/R along with the 95% confidence intervals
based on the normal distribution.
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(a) Average bias for ACF estimator.
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(b) Average bias for Kedem estimator.
 0
−1.0 −0.5  0 0.5 1.0
PSfrag replacements
ρ
Bias
err(ρˆN)
err(ρ(λˆN))
er
r(
ρ˜
(λˆ
N
))−3 · 10
−2
−2 · 10−2
−1 · 10−20
1 · 10−2
2 · 10−2
3 · 10−2
(c) Average bias for proposed estimator.
Figure 1: Average bias for for the ACF estimator (1(a)), Kedem estimator (1(b)), and the proposed approximated
estimator (1(c)), respectively, over an ensemble of 1000 Monte Carlo replicates. The upper and bottom dotted lines
for each plot represent the 95% confidence interval based on the normal distribution.
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Table 1: Complexity arithmetic summary for the implemented designs
Estimator Multiplication Division Addition Shifts
ACF 2N 1 2(N − 1) 0
Kedem 1 1 N + 28 28
Proposed 0 0 N + 1 2
6 Arithmetic Complexity
The direct implementation of the ACF estimator requires one division, 2N multiplications, 2N−1 additions. Assuming
that λˆN is known, the estimator for ρ derived from Theorem 1 requires one addition, one multiplication by pi, and
one call of the cosine function. The cosine function is implemented through the coordinated rotation digital computer
(CORDIC) algorithm, which is an iterative method that employs successive additions of bit-shifted quantities. Each
iteration of the CORDIC algorithm requires two additions and two shifts at most, depending on the the angles
that are computed. The implementation of the CORDIC block used in the the proposed architectures require
14 iterations [16, pg. 40], resulting in a total of 28 additions and up to 28 bit-shifts for each evaluation of the cosine
function. On its turn, the computation of λˆN requires N−1 additions, N−1 comparisons, and one division by N−1.
On the other hand, given that λˆN is available, the proposed approximate estimator ρ˜(λˆN) based on (5) requires
only multiplications by simple constants, additions and bit-shifting operations, amounting to N +1 additions and at
most 2 shifts. as well as a comparator. Table 1 summarizes the arithmetic complexity for the ACF, Kedem, and the
proposed estimator.
7 Hardware Implementation
The ACF, Kedem, and the proposed approximate estimator were implemented on a Xilinx Artix-7 XC7A35T-
1CPG236C FPGA device. Although there are different architectures for digital correlators based on fast Fourier
transforms (FFT) for different applications [1], we choose not to implement such scheme given its higher complexity
in terms of resources and power compared to the architecture in Fig. 2. The implementations are capable of providing
an estimate of ρ for every clock pulse using the last N input samples. The ACF estimator in (2) was implemented
using the architecture depicted in Fig. 2. The structure for computing ρˆN possesses two identical (N − 1)-sample
delay lines after the computation of XnXn−1 and XnXn. The values of XnXn−1 and XnXn in N − 1 cycles in the
past are subtracted from the current value of
∑
N
n=2XnXn−1 and
∑
N
n=1XnXn, respectively. This scheme allows the
overall system to compute the correlation limited to the last N samples. Without the delay network, the circuit
would yield the correlation for the whole sequence from its beginning and incur in overflow.
The Kedem and the proposed estimators share the structure shown in Fig 3, which is required for computing the
estimated value of λ. The input word representing the samples in time in Fig. 3 is downsized from B = 10 bits to
the sign bit. The current sign bit is then compared to the sign bit of the last sample and the result is stored in a
shift register of size N . We adopted N = 512. Subsequently the output sequence from the comparator is shifted to
the right at every rising edge of the clock. The value of λˆ is then added to the net value of the immediate sign bit
comparison and the comparison N clock periods earlier. Note that this delay network is the same present on Fig. 2,
allowing the design to account for only a window of size N . This negative loop results in forcing λˆ to store the number
of comparisons that were evaluated as true in the last N clock pulses, including the current sample compared to the
previous one.
Such estimated value λˆN is then submitted to the block implementing the functions ρ(·) or ρ˜(·) for the Kedem or
the proposed estimator, respectively. For the Kedem estimator, a single call for the cosine function is required, being
physically implemented according to the Xilinx implementation of the CORDIC algorithm as described in [16, p. 17].
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Figure 2: Architecture for the ACF estimator.
B
1
= z−1 z−1z−1
z−1
︸ ︷︷ ︸
N − 1 delays
z−1
λˆN
sign(Xn)
Xn
Figure 3: Architecture for the estimation of λ.
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Figure 4: Architecture for the implementation of ρ˜(λ), where the constants in (5) where approximated by the ones
in Table 2.
Table 2: Dyadic approximation for the constants required in (5)
Const. 0.64 1.97 3.02 1.01 1.20 1.51 0.77 0.37
Approx. 5/8 63/32 3 1 5/4 3/2 3/4 3/8
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Table 3: Resource utilization for FPGA implementation using 10-bit wordlength
Resource ACF [9] Kedem [10] Proposed
LUT 1365 437 (−67.98%) 98 (−93%)
FF 2762 853 (−69.11%) 582 (−79%)
Slices 513 251 (−51.07%) 129 (−75%)
fmax (MHz) 115.64 165.75 (+30.22%) 242.30 (+110%)
Latency (cycles) 35 22 (−37.14%) 2 (−94%)
Power (mW) 76 6 (−92.10%) 4 (−95%)
In terms of the proposed estimator, aiming at a low-cost hardware implementation, the constants required in (5)
were approximated according to dyadic integers with low magnitude numerator, rendering the values in Table 2. The
computation of ρ˜(λ) is depicted in Fig. 4. Pipeline stages are not shown for simplicity. The mux block in Fig. 4
selects the appropriate path according to the interval defined in (5). The symmetry of ρ˜(λ) was exploited in such a
way that the slope coefficients in the first three intervals were sufficient for the computing ρ˜(λ) for all possible values
of λ.
The designs were implemented using a signed 10-bit word for representing the the output estimates according to
the ACF, Kedem, and the proposed estimator. Table 3 summarizes the resource utilization in terms of look-up table
(LUT), flip-flops (FF), and slices [17] and performance measurements expressed by maximum operating frequency,
latency, and dynamic power. The percentages in parenthesis inform the variations compared to the ACF estimator.
The proposed design offers significant savings in resource consumption: (i) the number of LUTs, latency, and dynamic
power were dramatically reduced in more than 93% compared to the exact implementation of the estimator. The
number of FFs and slices were reduced in more than 75%; and the maximum operating frequency received a two-
fold increase. The significant reduction in the latency of the design based on (3) is mainly due to the absence of
multipliers and dividers [15], which demand several clock cycles to complete an operation. In particular, the proposed
design shows better metrics because the consecutive shift-and-add operations of the CORDIC [16] block, employed
to compute the cosine, are substituted by multiplications by hardware-friendly constants, requiring just a few shifts
and additions.
8 Conclusions
A low-complexity approximate method for computing the correlation coefficient in AR(1) processes was introduced.
Numerical simulations indicate the good performance of the proposed estimator when compared with the standard
method in literature. The associate computational complexity favors its implementation in low-power hardware.
Hardware implementation metrics of the proposed estimator are shown to be much more attractive than the ones
resulting from the ACF estimator architecture. In particular, the dynamic power of the implementation of the
proposed method is almost fourteen times smaller than the traditional method, while the the maximum operating
frequency is doubled.
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